

4-Mbit (1M x 4) Static RAM

Features

- Pin- and function-compatible with CY7C1046B
- High speed
 - $t_{AA} = 10 \text{ ns}$
- CMOS for optimum speed/power
- Low active power
 - $I_{CC} = 90 \text{ mA @ } 10 \text{ ns}$
- Low CMOS Standby Power
 - $I_{SB2} = 10 \text{ mA}$
- Data Retention at 2.0 V
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE} and \overline{OE} features
- Available in lead-free 400-mil-wide 32-pin SOJ package


Functional Description^[1]

The CY7C1046D is a high-performance CMOS static RAM organized as 1M words by 4 bits. Easy memory expansion is provided by an active LOW Chip Enable (\overline{CE}), an active LOW Output Enable (\overline{OE}), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the four I/O pins (I/O_0 through I/O_3) is then written into the location specified on the address pins (A_0 through A_{19}).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The four input/output pins (I/O_0 through I/O_3) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

The CY7C1046D is available in a standard 400-mil-wide 32-pin SOJ package with center power and ground (revolutionary) pinout.



Selection Guide

	-10	Unit
Maximum Access Time	10	ns
Maximum Operating Current	90	mA
Maximum CMOS Standby Current (mA)	10	mA

Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied.....	-55°C to +125°C
Supply Voltage on V _{CC} to Relative GND ^[2]	-0.5V to +6.0V
DC Voltage Applied to Outputs in High Z State ^[2]	-0.5V to V _{CC} +0.5V
DC Input Voltage ^[2]	-0.5V to V _{CC} +0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V (per MIL-STD-883, Method 3015)
Latch-Up Current.....	>200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Industrial	-40°C to +85°C	4.5V-5.5V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	-10		Unit
			Min.	Max.	
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA		0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ^[2]		-0.5	0.8	V
I _{IX}	Input Leakage Current	GND ≤ V _I ≤ V _{CC}	-1	+1	μA
I _{OZ}	Output Leakage Current	GND ≤ V _{OUT} ≤ V _{CC} , Output Disabled	-1	+1	μA
I _{CC}	V _{CC} Operating Supply Current	V _{CC} = Max., f = f _{MAX} = 1/t _{RC}	100 MHz	90	mA
			83 MHz	80	
			66 MHz	70	
			40 MHz	60	
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V _{CC} , $\overline{CE} \geq V_{IH}$ V _{IN} ≥ V _{IH} or V _{IN} ≤ V _{IL} , f = f _{MAX}		20	mA
I _{SB2}	Automatic CE Power-Down Current —CMOS Inputs	Max. V _{CC} , CE ≥ V _{CC} - 0.3V, V _{IN} ≥ V _{CC} - 0.3V, or V _{IN} ≤ 0.3V, f = 0		10	mA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	8	pF
C _{OUT}	I/O Capacitance		8	pF


Thermal Resistance

Parameter	Description	Test Conditions	SOJ Package	Unit
Θ _{JA}	Thermal Resistance (Junction to Ambient) ^[3]	Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	53.44	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case) ^[3]		38.25	°C/W

Notes:

- V_{IL} (min.) = -2.0V and V_{IH}(max) = V_{CC} +2V for pulse durations of less than 20 ns.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms [4]



Switching Characteristics^[5] Over the Operating Range

Parameter	Description	7C1046D-10		Unit
		Min.	Max.	
Read Cycle				
t_{power}	V_{CC} (typical) to the first access ^[6]	100		μs
t_{RC}	Read Cycle Time	10		ns
t_{AA}	Address to Data Valid		10	ns
t_{OHA}	Data Hold from Address Change	3		ns
t_{ACE}	\overline{CE} LOW to Data Valid		10	ns
t_{DOE}	\overline{OE} LOW to Data Valid		5	ns
t_{LZOE}	\overline{OE} LOW to Low Z ^[8]	0		ns
t_{HZOE}	\overline{OE} HIGH to High Z ^[7, 8]		5	ns
t_{LZCE}	\overline{CE} LOW to Low Z ^[8]	3		ns
t_{HZCE}	\overline{CE} HIGH to High Z ^[7, 8]		5	ns
t_{PU}	\overline{CE} LOW to Power-Up	0		ns
t_{PD}	\overline{CE} HIGH to Power-Down		10	ns
Write Cycle^[9, 10]				
t_{WC}	Write Cycle Time	10		ns
t_{SCE}	\overline{CE} LOW to Write End	7		ns
t_{AW}	Address Set-Up to Write End	7		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Set-Up to Write Start	0		ns
t_{PWE}	WE Pulse Width	7		ns
t_{SD}	Data Set-Up to Write End	6		ns
t_{HD}	Data Hold from Write End	0		ns
t_{LZWE}	\overline{WE} HIGH to Low Z ^[8]	3		ns
t_{HZWE}	\overline{WE} LOW to High Z ^[7, 8]		5	ns


Notes:

- AC characteristics (except High-Z) are tested using the load conditions shown in (a). High-Z characteristics are tested for all speeds using the test load shown in (c)
- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
- t_{power} gives the minimum amount of time that the power supply should be at stable, typical V_{CC} values until the first memory access can be performed.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured when the outputs enter a high impedance state.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- The internal write time of the memory is defined by the overlap of \overline{CE} LOW, and \overline{WE} LOW. \overline{CE} and \overline{WE} must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- The minimum write cycle time for Write Cycle no. 3 (\overline{WE} controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} .

Data Retention Characteristics Over the Operating Range


Parameter	Description	Conditions ^[11]	Min.	Max.	Unit
V_{DR}	V_{CC} for Data Retention		2.0		V
I_{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$, $CE \geq V_{CC} - 0.3V$		10	mA
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time	$V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$	0		ns
$t_R^{[13]}$	Operation Recovery Time		t_{RC}		ns

Data Retention Waveform




Switching Waveforms

Read Cycle No. 1^[12, 14]



Read Cycle No. 2 (\overline{OE} Controlled)^[14, 15]




Notes:


- 11. No inputs may exceed $V_{CC} + 0.3V$.
- 12. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 13. Full device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \geq 50 \mu s$ or stable at $V_{CC(min.)} \geq 50 \mu s$.
- 14. \overline{WE} is HIGH for read cycle.
- 15. Address valid prior to or coincident with \overline{CE} transition LOW.

Switching Waveforms(continued)

Write Cycle No. 1 ($\overline{\text{CE}}$ Controlled)^[16, 17]



Write Cycle No. 2 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)^[16, 17]




Notes:

- 16. Data I/O is high impedance if $\overline{\text{OE}} = V_{IH}$.
- 17. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.
- 18. During this period the I/Os are in the output state and input signals should not be applied.

Switching Waveforms(continued)

Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[17]



Truth Table

\overline{CE}	\overline{OE}	\overline{WE}	I/O ₀ -I/O ₃	Mode	Power
H	X	X	High-Z	Power-down	Standby (I _{SB})
L	L	H	Data Out	Read	Active (I _{CC})
L	X	L	Data In	Write	Active (I _{CC})
L	H	H	High-Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1046D-10VXI	51-85033	32-pin (400-Mil) Molded SOJ (Pb-Free)	Industrial

Please contact your local Cypress sales representative for availability of these parts.

Package Diagram

32-pin (400-Mil) Molded SOJ (51-85033)



All products and company names mentioned in this document may be the trademarks of their respective holders.

Document History Page

Document Title: CY7C1046D 4-Mbit (1M x 4) Static RAM Document Number: 38-05705				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	307613	See ECN	RKF	New Data Sheet
*A	399070	See ECN	NXR	<p>Changed from Advance to Preliminary</p> <p>Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court"</p> <p>Removed -20 speed bin</p> <p>Removed L-Version</p> <p>Redefined I_{CC} values for Com'l and Ind'l temperature ranges</p> <p>I_{CC} (Com'l): Changed from 70 and 55 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively</p> <p>I_{CC} (Ind'l): Changed from 80, 70 and 55 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively</p> <p>Added Industrial Operating Range</p> <p>Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV</p> <p>Changed V_{CC} to 3 V in the Input pulse waveform at the AC Test Loads and Waveforms on page # 3</p> <p>Changed t_{SC} from 8 to 7 ns for -10 speed bin</p> <p>Added Truth Table</p> <p>Added 10 ns parts in the Ordering Information table</p> <p>Changed part names from V33 to V324 in the Ordering Information Table</p> <p>Shaded Ordering Information Table</p>
*B	459072	See ECN	NXR	<p>Converted from Preliminary to Final.</p> <p>Removed -12 and -15 Speed bins</p> <p>Removed Commercial Operating Range product information.</p> <p>Changed Maximum Rating for supply voltage from 7V to 6V</p> <p>Changed the Capacitance value of input pins and I/O pins from 6 pF to 8 pF</p> <p>Updated the Thermal Resistance table.</p> <p>Changed t_{HZWE} from 6 ns to 5 ns</p> <p>Added footnote #4 and 11</p> <p>Updated footnote #7 on High-Z parameter measurement</p> <p>Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table.</p>